

Application No.	Applicant(s)	
10/626,228	SMITH ET AL.	
Examiner	Art Unit	
YOUNG T. TSE	2611	
S (OR REMAINS) CLOSED in 5) or other appropriate comm	n this application. If not included unication will be mailed in due cour	se. THIS
d 09 May 2007.		
•		
we been received. We been received in Application ocuments have been received. " of this communication to file MENT of this application. mitted. Note the attached EXA wes reason(s) why the oath of ust be submitted.	on No Id in this national stage application to a reply complying with the require AMINER'S AMENDMENT or NOTICE relation is deficient.	ments
r's Amendment / Comment o	in the Office action of	k) of
the header according to 37 CF	R 1.121(d).	K) 01
OSIT OF BIOLOGICAL MAT FOR THE DEPOSIT OF BIO	ERIAL must be submitted. Note DLOGICAL MATERIAL.	the
# Malan sti	former I Detect Amelianting	
<u></u>	• •	
Paper No.	/Mail Date	
7. 🛭 Examiner's	Amendment/Comment	
8. Examiner's	Statement of Reasons for Allowan	ce
9. 🗌 Other	·	
	Examiner YOUNG T. TSE Dears on the cover sheet with State of the appropriate communication is a state of the sheet of th	10/626,228 Examiner Art Unit YOUNG T.TSE 2611 Dears on the cover sheet with the correspondence address— GOR REMAINS) CLOSED in this application. If not included on or other appropriate communication will be mailed in due court (RIGHTS. This application is subject to withdrawal from issue at 3 and MPEP 1308. 109 May 2007.

Page 2

1. The drawings were received on May 09, 2007. These drawings are acceptable.

2. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

The application has been amended as follows:

In claim 8, line 1, "claim 1" has been changed to "claim 6" in order to avoid the antecedent basis of said second circuit (see lines 1-2 of claim 6).

In claim 18, line 1, "a-first circuit" has been changed to "a first circuit" as listed in the original claim 18.

3. The following is an examiner's statement of reasons for allowance: the prior art fails to show or suggest that a method and repeater device for repeating source synchronous data comprising receiving the source synchronous data comprising a first data signal and a first clock signal, utilizing a reference clock signal and the first clock signal to generate a second clock signal, utilizing the second clock signal to latch first data signal, generating a third clock signal, and utilizing the third clock signal to transmit in a source synchronous manner a data signal and a clock signal corresponding to the first data and the first clock signal.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Any inquiry concerning this communication or earlier communications from the examiner should be directed to YOUNG T. TSE whose telephone number is (571) 272-3051. The examiner can normally be reached on Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jay Patel can be reached on (571) 272-2988. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Primary Examiner
Art Unit 2611

Page 3

receive said reference clock signal; and generate said second clock signal to be approximately ninety degrees out of phase with said first clock signal.

- 4. (Original) The device of claim 3, wherein the first circuit is selected from the group consisting of: a delay locked loop, and a phase locked loop.
- 5. (Original) The device of claim 3, wherein said first circuit is further configured to:

generate a fourth clock signal approximately ninety degrees out of phase with said first clock signal; and

shift the phase of said generated second clock signal a first number of degrees to be approximately ninety degrees out of phase with said first data signal.

6. (Currently Amended) The device of claim 5, further comprising a second circuit configured to:

receive said reference clock signal; receive said fourth clock signal; and

generate a fifth said third clock signal to be approximately in phase with said fourth clock signal.

- 7. (Cancelled).
- 8. (Currently Amended) The device of claim 7,4, wherein said second circuit is selected from the group consisting of: a delay locked loop, and a phase locked loop.
- 9. (Original) The device of claim 5, wherein the first circuit is trainable to determine said first number of degrees.

Application Serial No. 10/626,228 - Filed July 24, 2003

shifting the phase of said generated second clock signal a first number of degrees to be approximately ninety degrees out of phase with said first data signal.

- 15. (Currently Amended) The method of claim 14, further comprising:
 receiving said reference clock signal in a second circuit;
 receiving said fourth clock signal in the second circuit; and
 generating a fifth said third clock signal to be approximately in phase with
 said fourth clock signal.
- 16. (Cancelled).
- 17. (Original) The method of claim 15, wherein said second circuit is selected from the group consisting of: a delay locked loop, and a phase locked loop.
- (Original) The method of claim 14, further comprising training a first circuit which generates said second clock signal to determine said first number of degrees.
- 19. (Currently Amended) A source synchronous system comprising:
 a source device configured to convey source synchronous data comprising a first data signal and <u>a corresponding</u> first clock signal;
 - a repeater device coupled to said source device, wherein said repeater device comprises:
 - a first interface configured to receive said source synchronous data; a second interface configured to transmit source synchronous data; and circuitry coupled to said first interface, wherein said circuitry is configured to:

utilize a reference clock signal and said first clock signal to generate a second clock signal;

utilize said second clock signal to latch said first data signal; generate a third clock signal; and